

What is Claimed Is:

1 1. A semiconductor device having a conduction channel having a width which
2 is electrically modulated comprising:

3 a substrate including a diffusion region;
4 a gate disposed over said diffusion region; and
5 a trench structure formed in said substrate, enclosing said diffusion region,
6 said trench structure modulating a width of a first channel in said diffusion region below said
7 gate, in response to a voltage potential applied between said trench structure and said
8 substrate which is capacitively coupled to said channel.

1 2. The semiconductor device according to claim 1 wherein said trench structure
2 comprises a trench etched in said substrate and filled with polysilicon, having an oxide liner
3 insulating said trench from said substrate.

1 3. The semiconductor device according to claim 1 further comprising a plurality
2 of gates over said diffusion region, forming a plurality of channels which are commonly
3 controlled with said first channel by said voltage potential.

1 4. A semiconductor device for providing first and second matched sets of
2 resistors comprising:

3 a common substrate including a first and second trench structures enclosing
4 first and second diffusion regions;
5 a first plurality of resistors in said first diffusion region;
6 a second plurality of resistors in said second diffusion region; and
7 first and second control terminals connected to said first and second trench
8 structures for applying first and second control voltages between said trench structures and

9 said substrate, whereby a channel width of each of said resistors of a plurality of resistors
10 may be controlled.

1 5. The semiconductor device according to claim 4 further comprising:
2 a first differential amplifier having an inverting input connected to a source
3 of voltage through a first resistor of said first diffusion region, a non inverting input
4 connected to ground through a second resistor of said first diffusion region, and an output
5 terminal connected to said first control terminal; and

6 a second differential amplifier having a non inverting input connected to said
7 first differential amplifier inverting input and to a source of voltage through a first resistor
8 of said second diffusion region, an inverting input connected to said first differential
9 amplifier non inverting input and to ground through a second resistor in said second
10 diffusion region, and an output terminal serially connected to said second control terminal.

1 6. A circuit on each of different areas of said substrate having transistors with
2 matching gains comprising:

3 a first transistor in each of said different areas, each of said first transistors
4 having a substantially equal area and substantially the same gain, which produces
5 substantially the same current in response to the same voltage conditions supplied to each
6 of said first transistors;

7 second and third transistors located in a trench in each of said different areas,
8 having substantially the same gain controlled by a voltage applied to said trench, said second
9 transistor being serially connected with said first transistor and having a gate connected to
10 the gate of said first transistor; and

11 a feedback voltage connected from said first transistor source to said trench,
12 providing a voltage which modulates the channel width of said second and third voltage
13 transistors, and which produces substantially the same current through said first and second

14 transistors of said different areas, thereby producing substantially the same gain for said third
15 transistors of different areas of said substrate.

1 7. The circuit according to claim 6 further comprising a current source serially
2 connected with one of said third transistors and a gate of said one third transistor, and a
3 connection between gates of said third transistors which establishes a common current
4 through all of said third transistors.

1 8. The circuit according to claim 6 wherein said feedback voltage is derived
2 from the serial connection of said first and second transistors.

1 9. The circuit according to claim 6 wherein said second and third transistors
2 occupy substantially less area than said first transistor.

1 10. The circuit according to claim 6 wherein said first and second transistor gates
2 are connected to a common source of voltage.

1 11. A current source for a branch of a digital to analog converter comprising:
2 a transistor located within a trench structure, said transistor having a gate
3 connection connected to a source of gate voltage, and a source and drain connected to supply
4 a current to first and second transistors, one of which supplies current to an output terminal,
5 the other of which diverts current from said output terminal, in response to a respective first
6 and second state of a digital data bit; and
7 means for supplying a bias voltage to said trench to modulate the effective
8 width of said transistor in said trench structure whereby said current diverted to said output
9 terminal may be set with respect to other branches of said digital to analog converter.

1 12. The current source for a branch of a digital to analog converter according to
2 claim 11 wherein said means for supplying a bias voltage is a bias circuit which may be
3 trimmed to provide a bias voltage which will set the current level for said branch.

1 13. In a digital to analog converter circuit which produces a voltage proportional
2 to an input digital signal, a voltage to current converter circuit comprising:

3 at least one transistor in a trench isolation structure, having drain source
4 connections connected between a source of voltage and a common output terminal, and a
5 gate terminal connected to a source of bias voltage; and

6 said trench structure receiving said digital to analog voltage proportional to
7 said input digital signal, said voltage modulating a channel width of said transistor, whereby
8 an output current is produced by said common output terminal representing said input digital
9 signal.

1 14. The voltage to current converter according to claim 13 comprising a second
2 transistor in said trench structure connected in parallel with said one transistor.

1 15. An IC chip comprising:

2 a substrate;

3 a plurality of devices formed in the substrate and each including a channel for
4 conducting current, the channel having a length and a width;

5 a plurality of voltage terminals for providing a controllable voltage level; and

6 a plurality of conductive regions formed in the substrate and each connected
7 to one of the voltage terminals, wherein the conductive regions are each formed sufficiently
8 nearby at least one of the channels such that a voltage level of the conductive region
9 modulates the width of said at least one of the nearby channels in response to a voltage level
10 provided to the conductive region by said one of the voltage terminals.

1 16. The chip of claim 15, wherein the plurality of devices are FETs each having
2 diffusion regions formed in the substrate at two ends of the length of its channel and each
3 having a gate formed above its channel.

1 17. The chip of claim 15, wherein the plurality of devices are resistors each
2 having terminals formed in the substrate at two ends of the length of its channel.

1 18. The chip of claim 15, wherein the channel is insulated from its nearby
2 conductive region by an insulative material.

1 19. The chip of claim 18, wherein the nearby conductive region surrounds the
2 channel.

1 20. A method for making a semiconductor chip comprising:
2 forming a diffusion region in a semiconductor substrate;
3 forming an insulated trench structure in said substrate which surrounds said
4 diffusion region; and
5 forming electrical connections on said trench structure and said substrate
6 which receive a control voltage whereby an electric field is produced to control a current
7 flowing in said diffusion region.

1 21. The method for making a semiconductor chip according to claim 20, further
2 comprising source and drain regions formed in said diffusion region on each side of said
3 gate.

1 22. The method for making a semiconductor chip according to claim 20, wherein
2 said diffusion region forms a resistor which has a resistance controlled in response to said
3 control voltage.

1 23. The method for making a semiconductor chip according to claim 20, wherein
2 said diffusion layer is formed in a well of polysilicon deposited in said trench structure.

1 24. A method for making a semiconductor chip comprising:
2 forming first and second diffusion regions in a semiconductor substrate;
3 forming a trench structure around said first and second diffusion regions; and
4 forming a contact on said trench structure and said substrate for controlling
5 current through said diffusion regions.

1 25. The method for making a semiconductor chip according to claim 24, further
2 comprising:
3 forming first and second gates over said first and second diffusion regions.

1 26. A method for making a semiconductor chip comprising:
2 forming multiple trench structures on a substrate;
3 forming multiple diffusion regions in said trench structures in said substrate;
4 and
5 forming multiple contacts on each of said trench structures and said substrate
6 for controlling current through said diffusion regions.

1 27. The method for making a semiconductor chip according to claim 26, further
2 comprising:
3 forming a gate electrode over each of said diffusion regions; and

4 forming drain and source connections on opposite sides of said gate
5 electrodes.